rtl838x

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Next revision
Previous revision
rtl838x [2020/08/24 10:46] – created biotrtl838x [2020/09/18 19:05] (current) biot
Line 1: Line 1:
-All SoCs in this series have a [[https://en.wikipedia.org/wiki/MIPS_architecture|MIPS]] core.+=== Realtek RTL838x ===
  
-^ Chip    ^ Codename     ^ MIPS core       ^ Ports             ^ Comment ^ +The Realtek **RTL8380M****RTL8382M** and **RTL8382L** are closely related SoCs.
-| 8332M   | Maple        | 4KEc @ 500MHz   | Up to 24 FE4GE  | 8 internal PHYs, 4 Serdes | +
-| 8380M   | Maple        | 4KEc @ 500MHz   | 16 GE, 2 SFP      | 8 internal PHYs (8218b), 2 Serdes | +
-| 8382M   | Maple        | 4KEc @ 500MHz   | Up to 28 GE       | | +
-| 8382L   | Maple        | 4KEc @ 500MHz   | Unmanaged         | | +
-| 8351M   | Cypress      | 34Kc @ 700MHz   | Up to 24FE, 4GE   | | +
-| 8352M   | Cypress      | 34Kc @ 700MHz   | Up to 56 FE       | | +
-| 8353M   | Cypress      | 34Kc @ 700MHz   | 48FE, 4 GE        | No emb. PHY, 17.6 GBit switch cap | +
-| 8390M   | Cypress      | | | | +
-| 8391M   | Cypress      | | | | +
-| 8392M   | Cypress      | | | | +
-| 8393M   | Cypress      |                 | 52 GE             | No emb PHY 104GBit switch cap |+
  
 +=== Shared characteristics ===
 +  * MIPS 4KEc 500MHz CPU
 +  * SPI boot flash up to 32MB
 +  * 8 gigabit embedded PHYs
 +
 +=== Differences ===
 +  * The 8380M has an additional 8 PHYs connected via 2 QSGMII ports and 2 SGMII ports, for a total of 18 ports maximum.
 +  * The 8382M has 4 QSGMII ports connected to two 8-port PHYs, for 24 ports maximum. 
 +  * The 8382L has no DDR RAM interface, making it less suited to managed switches.
  • rtl838x.1598266018.txt.gz
  • Last modified: 2020/08/24 10:46
  • by biot