Differences
This shows you the differences between two versions of the page.
Next revision | Previous revision | ||
rtl838x [2020/08/24 10:46] – created biot | rtl838x [2020/09/18 19:05] (current) – biot | ||
---|---|---|---|
Line 1: | Line 1: | ||
- | All SoCs in this series have a [[https:// | + | === Realtek RTL838x === |
- | ^ Chip ^ Codename | + | The Realtek **RTL8380M**, **RTL8382M** and **RTL8382L** are closely related SoCs. |
- | | 8332M | Maple | 4KEc @ 500MHz | + | |
- | | 8380M | Maple | 4KEc @ 500MHz | + | |
- | | 8382M | Maple | 4KEc @ 500MHz | + | |
- | | 8382L | Maple | 4KEc @ 500MHz | + | |
- | | 8351M | Cypress | + | |
- | | 8352M | Cypress | + | |
- | | 8353M | Cypress | + | |
- | | 8390M | Cypress | + | |
- | | 8391M | Cypress | + | |
- | | 8392M | Cypress | + | |
- | | 8393M | Cypress | + | |
+ | === Shared characteristics === | ||
+ | * MIPS 4KEc 500MHz CPU | ||
+ | * SPI boot flash up to 32MB | ||
+ | * 8 gigabit embedded PHYs | ||
+ | |||
+ | === Differences === | ||
+ | * The 8380M has an additional 8 PHYs connected via 2 QSGMII ports and 2 SGMII ports, for a total of 18 ports maximum. | ||
+ | * The 8382M has 4 QSGMII ports connected to two 8-port PHYs, for 24 ports maximum. | ||
+ | * The 8382L has no DDR RAM interface, making it less suited to managed switches. |