Differences
This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision | ||
zyxel_xgs1210_series [2022/08/04 18:57] – add stock sys dump oliver | zyxel_xgs1210_series [2024/05/11 06:23] (current) – Show hidden blocks svanheule | ||
---|---|---|---|
Line 7: | Line 7: | ||
| XGS1010-12 | 8 | 2 (2.5G/ | | XGS1010-12 | 8 | 2 (2.5G/ | ||
| XGS1210-12 | 8 | 2 (2.5G/ | | XGS1210-12 | 8 | 2 (2.5G/ | ||
+ | |||
+ | === Architecture Overview === | ||
+ | The XGS1210 platform makes use of the various SerDeS units on the [[rtl93xx|RTL9302]]. | ||
+ | |||
+ | ^ SDS ^ Use ^ | ||
+ | | 2 | RTL8218D | | ||
+ | | 6 | RTL8226 | | ||
+ | | 7 | RTL8226 | | ||
+ | | 8 | SFP+ | | ||
+ | | 9 | SFP+ | | ||
+ | |||
+ | <uml> | ||
+ | package " | ||
+ | node "MIPS 34kc" as mips { | ||
+ | [VPE0] | ||
+ | [VPE1] | ||
+ | } | ||
+ | | ||
+ | database DDR3 { | ||
+ | } | ||
+ | | ||
+ | database Flash { | ||
+ | } | ||
+ | | ||
+ | mips -- DDR3 | ||
+ | |||
+ | mips --> [SwitchCore] : 0x1B000000 | ||
+ | mips <-- [SwitchCore] : IRQ23 | ||
+ | |||
+ | [SwitchCore] --> [RTL8321]: MDI Bus | ||
+ | |||
+ | [SwitchCore] --> [RTL8218D]: MDI Bus | ||
+ | [SwitchCore] <--> [RTL8218D]: MII/8 | ||
+ | |||
+ | [SwitchCore] --> [RTL8266_0]: | ||
+ | [SwitchCore] <--> [RTL8266_1]: | ||
+ | |||
+ | [SwitchCore] <--> [SFP0] : I2C DATA | ||
+ | [SwitchCore] <--> [SFP1] : IC2 DATA | ||
+ | |||
+ | mips --> [SPI0] : 0x18001200 | ||
+ | mips <-- [SPI0] : IRQ19? | ||
+ | [SPI0] <--> Flash: QSPI | ||
+ | |||
+ | mips --> [UART0] : 0x1802000 | ||
+ | mips <-- [UART0] : IRQ30 | ||
+ | } | ||
+ | |||
+ | [UART0] --> console | ||
+ | |||
+ | RTL8218D --> " | ||
+ | RTL8266_0 --> lan9 | ||
+ | RTL8266_1 --> lan10 | ||
+ | |||
+ | SFP0 --> lan11 | ||
+ | SFP1 --> lan12 | ||
+ | |||
+ | RTL8321 --> " | ||
+ | RTL8321 --> " | ||
+ | |||
+ | RTL8321 --> " | ||
+ | RTL8321 --> " | ||
+ | </ | ||
Line 17: | Line 80: | ||
* RTL8218D 8x Gigabit PHY | * RTL8218D 8x Gigabit PHY | ||
* 2 RTL8226 2.5 Gigabit PHYs | * 2 RTL8226 2.5 Gigabit PHYs | ||
- | * reset button (XGS1210-12 only!) | + | * reset button (XGS1210-12 only!) |
2 Uplink ports are SFP+ cages which support 10GBit Base-X mini GBIC modules. | 2 Uplink ports are SFP+ cages which support 10GBit Base-X mini GBIC modules. | ||
Line 70: | Line 133: | ||
{{wiki: | {{wiki: | ||
{{: | {{: | ||
+ | {{:: | ||
+ | {{: | ||
+ | {{: | ||
+ | |||
+ | Close up of the strapping pins match what we get from peripherial address **0xb8000100**: | ||
+ | {{:: | ||
==== XGS1010-12 ==== | ==== XGS1010-12 ==== | ||
Line 102: | Line 171: | ||
=== OEM bootlog === | === OEM bootlog === | ||
- | ++++ Bootlog | | ||
< | < | ||
U-Boot 2011.12.(TRUNK_CURRENT)-svn99721 (Oct 24 2019 - 09:15:40) | U-Boot 2011.12.(TRUNK_CURRENT)-svn99721 (Oct 24 2019 - 09:15:40) | ||
Line 241: | Line 309: | ||
RTK.0> | RTK.0> | ||
</ | </ | ||
- | ++++ | ||
==== OEM tech-support ==== | ==== OEM tech-support ==== | ||
- | ++++ sys dump | | ||
< | < | ||
RTK.0> sys dump hwp all | RTK.0> sys dump hwp all | ||
Line 467: | Line 533: | ||
info-> | info-> | ||
</ | </ | ||
- | ++++ | ||
Line 475: | Line 540: | ||
Device | Device | ||
------- ---- ---------- -------- -------- -------- | ------- ---- ---------- -------- -------- -------- | ||
- | INT | + | INT 0 |
- | INT | + | INT |
- | INT | + | INT 2 |
- | INT 8 | + | SPI 3 |
- | INT 9 SFP0: SDA | + | SPI 4 |
- | INT 10 SFP1: SDA | + | SPI 5 |
- | INT | + | INT |
- | INT | + | INT 7 |
- | INT | + | I2C 8 OUT Shared SFP clock (SFP0/SFP1: SCK) Pull-up near SFP0 |
- | INT | + | I2C 9 I/O SDA0: (SFP0_SDA) Pull-up near SFP0 |
- | INT | + | I2C 10 I/O SDA1: (SFP1_SDA) Pull-up near SFP1 |
- | INT | + | INT |
- | INT | + | INT |
- | INT 20 IN | + | INT |
- | INT 21 OUT | + | INT |
- | INT 22 IN | + | INT |
+ | INT | ||
+ | INT | ||
+ | INT 18 IN | ||
+ | INT 19 | ||
+ | INT | ||
+ | INT 21 IN 0 0 Transmit Fault (SFP1: TX_FAULT) Pull-up near SFP1 | ||
+ | INT | ||
+ | INT | ||
</ | </ | ||
+ | Note, that RS0/RS1 for both SFP's have permanent pull-ups, but also have the pull-down option. | ||
+ | Not connected/ | ||
+ | |||
+ | == USB == | ||
+ | While this switch has no USB ports, the USB pins appear to be on TP2 and TP3 on the bottom (to be confirmed) | ||
{{ : | {{ : | ||
Line 535: | Line 613: | ||
============= Factory Test End ! ============= | ============= Factory Test End ! ============= | ||
</ | </ | ||
- | The OEM bootloader (U-Boot 2011.12.(TRUNK_CURRENT)-svn99721 (Oct 24 2019 - 09:15:40)) runs a [[https:// | + | The OEM bootloader (U-Boot 2011.12.(TRUNK_CURRENT)-svn99721 (Oct 24 2019 - 09:15:40)) runs a [[https:// |
As an alternative, | As an alternative, | ||
Line 551: | Line 629: | ||
===== OpenWRT Bootlog ==== | ===== OpenWRT Bootlog ==== | ||
- | ++++ Full OpenWRT Bootlog | | ||
< | < | ||
Board: RTL9300 CPU:800MHz LX:175MHz DDR:600MHz | Board: RTL9300 CPU:800MHz LX:175MHz DDR:600MHz | ||
Line 686: | Line 763: | ||
[ 0.020076] printk: bootconsole [early0] disabled | [ 0.020076] printk: bootconsole [early0] disabled | ||
</ | </ | ||
- | ++++ | ||
==== OpenWrt Support ==== | ==== OpenWrt Support ==== |